138
9151AINDCO07/09
ATA8742
23. USI  Universal Serial Interface
23.1   Features
" Two-wire Synchronous Data Transfer (Master or Slave)
"  Three-wire Synchronous Data Transfer (Master or Slave)
"  Data Received Interrupt
"  Wake-up from Idle Mode
"  In Two-wire Mode: Wake-up from All Sleep Modes, Including Power-down Mode
"  Two-wire Start Condition Detector with Interrupt Capability
23.2   Overview
The Universal Serial Interface (USI), provides the basic hardware resources needed for serial
communication. Combined with a minimum of control software, the USI allows significantly
higher transfer rates and uses less code space than solutions based on software only. Interrupts
are included to minimize the processor load.
A simplified block diagram of the USI is shown in Figure 23-1 on page 138. For the actual place-
ment of I/O pins. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in
bold. The device-specific I/O Register and bit locations are listed in the Register Descriptions
on page 146.
Figure 23-1.  Universal Serial Interface, Block Diagram
The 8-bit Shift Register is directly accessible via the data bus and contains the incoming and
outgoing data. The register has no buffering so the data must be read as quickly as possible to
ensure that no data is lost. The most significant bit is connected to one of two output pins
depending of the wire mode configuration. A transparent latch is inserted between the Serial
Register Output and output pin, which delays the change of data output to the opposite clock
edge of the data input sampling. The serial input is always sampled from the Data Input (DI) pin
independent of the configuration.
Two-wire Clock
Control Unit
DO
(Output only)
DI/SDA
(Input/Open Drain)
USCK/SCL
(Input/Open Drain)
4-bit Counter
USIDR
USISR
D  Q
LE
USICR
CLOCK
HOLD
TIM0 COMP
[1]
3
0
1
2
3
0
1
2
0
1
2
相关PDF资料
ATA8743-PXQW MCU W/TRANSMITTER ASK/FSK 24QFN
ATAVRRZ200 KIT DEMO AT86RF230
AV101-12LF ATTENUATOR HIP3 0.70-1GHZ 8-SOIC
AV102-12LF ATTENUATOR HIP3 1.7-2GHZ 8SOIC
AV113-12LF ATTENUATOR HIP3 2.1-2.3GHZ 8SOIC
AXUV100G SENSOR ELECTRON DETECTION
B0205F50200AHF XFRMR BALUN RF 200-500MHZ 1608
B0310J50100AHF XFRMR BALUN RF 300-1000MHZ 0805
相关代理商/技术参数
ATA8743 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Microcontroller with UHF ASK/FSK Transmitter
ATA8743C- PXQW 功能描述:8位微控制器 -MCU Embedded uC incl RF Tx for 315 MHz RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATA8743C-PXQW 制造商:Atmel Corporation 功能描述:EMBEDDED ?C INCL RF TX FOR 868 MHZ - Trays 制造商:Atmel Corporation 功能描述:EMBEDDED C INCL 868MHZ TX
ATA8743C-PXQW-1 功能描述:EMBEDDED INCL RF TX FOR 868 MHZ 制造商:microchip technology 系列:- 包装:剪切带(CT) 零件状态:在售 频率:868MHz ~ 928MHz 应用:通用 调制或协议:UHF 数据速率(最大值):32kbps 功率 - 输出:5.5dBm 电流 - 传输:9.8mA 数据接口:SPI 天线连接器:PCB,表面贴装 存储容量:4kB 闪存,256B EEPROM,256B SRAM 特性:- 电压 - 电源:2 V ~ 4 V 工作温度:-40°C ~ 85°C 封装/外壳:24-VQFN 裸露焊盘 标准包装:1
ATA8743-PXQW 功能描述:8位微控制器 -MCU Embedded uC incl RF Tx for 315 MHz RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ATAB5275 功能描述:射频开发工具 LF Tx Antenna driver board (TPMS) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5276 功能描述:射频开发工具 1A Antenna Driver Demoboard RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
ATAB5278 功能描述:射频开发工具 LF Tx Antenna driver board (PEG) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V